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As superconducting qubit circuits become more complex, addressing a large array of qubits be-
comes a challenging engineering problem. Dense arrays of qubits benefit from, and may require,
access via the third dimension to alleviate interconnect crowding. Through-silicon vias (TSVs)
represent a promising approach to three-dimensional (3D) integration in superconducting qubit
arrays—provided they are compact enough to support densely-packed qubit systems without com-
promising qubit performance or low-loss signal and control routing. In this work, we demonstrate
the integration of superconducting, high-aspect ratio TSVs—10 µm wide by 20 µm long by 200
µm deep—with superconducting qubits. We utilize TSVs for baseband control and high-fidelity
microwave readout of qubits using a two-chip, bump-bonded architecture. We also validate the
fabrication of qubits directly upon the surface of a TSV-integrated chip. These key 3D integration
milestones pave the way for the control and readout of high-density superconducting qubit arrays
using superconducting TSVs.
INTRODUCTION
Superconducting qubits are lithographically defined
electrical circuits comprising Josephson junctions, induc-
tors, capacitors, and interconnects that are engineered
to behave as well-isolated quantum-mechanical two-level
systems [1–3]. Superconducting qubits use materials
such as aluminum (Al), titanium nitride (TiN) and nio-
bium (Nb) and substrates such as silicon (Si) and sap-
phire (Al2O3) that are compatible with—and strongly
leverage—CMOS manufacturing toolsets and approaches
[4]. Their lithographic scalability, compatibility with
microwave control, and operability at the nanosecond
timescale have all converged to place superconducting
qubits at the forefront of nascent quantum processor de-
velopment. Current state-of-the-art superconducting cir-
cuits feature single-qubit gate fidelities exceeding 99.9%
and two-qubit gate fidelities exceeding 99% [5].
To date, most multi-qubit demonstrations on super-
conducting qubit processors have been performed in a
planar architecture: qubits and interconnects have been
co-fabricated on a single chip surface, with control and
readout wiring brought in laterally from the edges of the
chip [7–9]. While this approach can potentially support
tens of qubits, interconnect crowding precludes lateral
interconnection as circuits become larger.
Addressing the interior elements of a large two-
dimensional (2D) array requires moving out of a planar
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geometry to route wires past the outer elements of the
array. In the short- and medium-term, accessing the inte-
rior of a qubit array can be achieved with a single extra
metallization layer (i.e. air bridges and standard flip-
chip bonding) or by a single layer of vertical I/O (i.e.
pin-chips, pogo pins, and similar technologies) [6, 10–
16]. However, larger and more complex quantum sys-
tem architectures may need to utilize multiple levels of
qubits and complex signal routing, which necessitates the
development of multi-layer control and routing capabil-
ities. In addition, as processor size increases, through-
substrate ground connections will need to be introduced
to eliminate parasitic chip modes, in the same spirit as
via walls in large interposer boards for classical electron-
ics. All of these considerations point to a need for more
sophisticated and capable 3D integration approaches for
superconducting qubits.
3D integration as developed for conventional comput-
ing and imaging applications conceptually offers a so-
lution for signal routing. However, many pre-existing
3D integration techniques involve processes and materi-
als that are incompatible with high-coherence supercon-
ducting qubits. Many through-silicon via (TSV) inter-
poser, multi-tier stacking, and semiconductor technolo-
gies use deposited inter-layer dielectrics (ILDs) to isolate
signals in multi-layer wiring [17, 18]. However, industry-
standard ILD materials, such as silicon dioxide (SiO2)
and silicon nitride (Si3N4),decrease qubit lifetimes due
to the interaction of the qubit electric field with the
many defects present in such lossy, amorphous dielectrics
[19]. In addition, common conductors used for metal-
lization, such as copper, are not superconducting. Elec-
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FIG. 1. 3D-integration scheme for readout and control of qubit arrays. (a) Schematic rendering of the “3-stack”: a qubit
chip (top) is connected to a wiring and signal processing circuitry chip (bottom) through an interposer chip (middle). Super-
conducting through silicon vias (TSVs) provide electrical connection between the qubit and routing chips. Panel adapted from
Ref. [6]. (b) “2-stack” in which qubits are biased and measured through TSVs on the interposer chip. (c) Qubits fabricated
directly on the surface of the interposer chip. (d) SEM cross-section of an etched TSV before wafer thinning, demonstrating
the high aspect ratio etch processes leveraged in this work.
tric currents traveling in such normal metals cause heat-
ing and excite quasiparticles that degrade qubit perfor-
mance [20]. Monolithic approaches using superconduct-
ing Nb circuitry with multiple wiring layers for dense sig-
nal routing can provide adequate connectivity, and even a
pathway to integrated superconducting control electron-
ics [21], yet these are also associated with low qubit co-
herence due to, for example, lossy integrated dielectric
films [22–25].
To mitigate the incompatibility of both monolithic and
standard 3D integration techniques with high-coherence
qubits, we have developed a “3-stack” chip concept
that enables vertical signal delivery to a 2D array of
qubits while maintaining qubit coherence [6, 13]. The
3-stack (Figure 1a) consists of three chips, fabricated
independently according to best practices for each par-
ticular functionality, that are bump-bonded together
using thermo-compression bonding of indium pillars.
The top chip—the qubit chip—contains high-coherence
superconducting qubits fabricated on a silicon wafer.
The bottom chip—a superconducting multi-chip mod-
ule (SMCM)—has multiple planarized superconducting
layers connected by vias and uses processes that have
been advanced by digital superconducting electronics
[21]. The SMCM chip may be used for both passive signal
routing and active elements for qubit control and mea-
surement such as single-flux-quantum circuits or travel-
ling wave parametric amplifiers [26, 27].
The middle chip—known as the interposer chip—is the
key innovation in this work. It contains superconducting
TSVs that connect the qubit and SMCM chips without
resistive loss and without requiring close proximity be-
tween the qubits and the routing chip. When paired
with indium bump bonds, this enables a low-resistance
electrical path between the three chips [6, 11]. The TSV-
integrated interposer makes it possible to leverage the
multi-layer signal routing in the SMCM while maintain-
ing isolation of qubits from lossy dielectrics. In partic-
ular, the silicon that comprises the interposer chip both
provides physical distance to prevent overlap between the
qubit electrical field and that of the dielectrics in the
SMCM, and spreads the qubit electromagnetic field over
a large mode volume to reduce sensitivity to loss modes.
The interposer chip therefore alleviates a scaling bottle-
neck for the superconducting qubit platform.
In this paper, we present the first integration of high
aspect ratio superconducting TSVs with superconduct-
ing qubits. Our advanced fabrication [28] enables com-
pact TSVs—with a footprint of 10 µm x 20 µm passing
through a 200 µm chip—which allow for close packing
of the TSVs and supports integration of TSVs directly
into qubit readout and control circuitry. We demon-
strate these capabilities in a “2-stack” that comprises the
qubit chip and the TSV-integrated interposer chip. The
chips are mechanically and electrically integrated using
indium bump-bonding, as shown in Figure 1b and de-
scribed in the Methods [6]. A TSV pitch of 1 TSV per
100 µm enables up to 10,000 TSV interconnects on a
10 mm x 10 mm chip, ensuring consistent ground con-
nection across the chip; tighter pitches are also used in
readout and control circuitry (Figure 1d). We show that
our process is compatible with high-performance qubits
by demonstrating 10-20 µs T1 relaxation times both for
qubits separately fabricated on a qubit chip and bump-
bonded to the interposer in the 2-stack, and for qubits
that are fabricated directly on the surface of the inter-
3poser chip (Figure 1c). This work represents an impor-
tant step towards realizing high-density 3D integration
of arrays of qubits.
RESULTS
We benchmark the integration of superconducting
TSVs with superconducting qubits using capacitively-
shunted flux qubits (CSFQs) [29, 30]. The CSFQs used
in this work are designed for quantum annealing appli-
cations requiring tunable magnetic fields, large qubit-to-
qubit coupling, and high connectivity [31]. These devices
are designed for relaxation times of T1 = 10 − 20 µs
[6], much longer than those demonstrated in commer-
cial monolithic quantum annealing systems [25]. Con-
trol of annealing qubits requires several mA of baseband
(< 100 MHz) current in order to tune the qubit Hamil-
tonian. More generally, qubit excitation and readout
requires the ability to send high-fidelity microwave sig-
nals in the 3-10 GHz range. Here, we demonstrate such
baseband and microwave control of CSFQs using TSV-
integrated bias and readout elements.
Qubit control and readout through interposer chip
Our first set of devices demonstrate the active control
of a qubit using off-chip lines that pass from one side of
the interposer to the other via a 50 Ω TSV transition
(Figure 2). Specifically, 2-stack devices with TSVs in
flux lines, used for baseband qubit frequency control, and
in coplanar waveguide (CPW) resonators, used for mi-
crowave qubit readout, were designed and fabricated. De-
vices testing the baseband and microwave control modal-
ities were separately fabricated and measured; the mean
qubit lifetime across all such devices was T1 = 10 µs
(Table I).
In Figure 2b-d, we demonstrate baseband control of
CSFQ frequency using a TSV-integrated flux bias line
inductively coupled from the interposer chip to the qubit
chip. A direct current is introduced to the bottom
side of the interposer chip through a CPW input line.
The current passes through a 50 Ω baseband transi-
tion—comprising a set of TSVs, surrounding TSV ground
shields, and top- and bottom- side metallizations—that
is designed to ensure good signal integrity at baseband
(Figure 2c). This current continues through a second
CPW section on the top side of the interposer chip, and
then couples inductively to a CSFQ located on the qubit
chip with a mutual inductance of M = 0.4 pH. This suf-
fices to tune the CSFQ’s first transition frequency over a
full flux quantum by applying approximately 5 mA to the
bias line, as evidenced by the periodicity of the avoided
crossing between the qubit and the resonator (Figure 2d).
This is well within the bounds of the typical TSV critical
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FIG. 2. 2-stack devices used to demonstrate control and
readout circuitry incorporating TSVs. a) Schematic showing
color coding. Green: qubit chip; blue: top of interposer chip;
yellow: TSVs; orange: bottom of interposer chip; black: room
temperature electronics. Circuit schematics show the surface
placement of qubits, resonators, and bias lines, including TSV
transitions in the flux bias line (b) and readout resonator (e).
Electromagnetic simulations show field intensity in the TSVs
for a through-chip transition designed for baseband (c) and
microwave (f) frequencies. d) Spectroscopy of a readout res-
onator taken while biasing a qubit using a flux bias line incor-
porating a TSV transition. Four avoided crossings between
the qubit and the resonator are observed, indicating that the
qubit has tuned through more than a full flux quantum. g)
Single shot readout using a readout resonator incorporating
a microwave-optimized TSV transition. The distribution on
the left corresponds to the qubit prepared in |0〉, and on the
right corresponds to the qubit prepared in |1〉.
current, which exceeds 10 mA [28]. We see no heating
of the dilution refrigerator during the application of this
current, which is consistent with all aspects of the cir-
cuit remaining superconducting. Thus, we demonstrate
that the interposer and TSV-integrated baseband tran-
sition support CSFQ frequency tuning through several
flux quanta.
We next use a TSV-integrated resonator as a test of the
ability of the TSVs to carry microwave signals (Figure 2e-
g). This test is particularly sensitive because any signal
distortions in the microwave range would impact our abil-
ity to read the qubit state with high fidelity. We pattern
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FIG. 3. Qubit thermalization through interposer chip. a)
Schematic showing the path from the qubit chip to the ther-
mal bath (i.e. the copper package). The qubit chip thermal-
izes via superconducting indium (purple), aluminum (green),
and titanium nitride (blue, orange) metallization layers and
wirebonds, as well as through bulk silicon. b) Histogram of
21,000 single-shot measurements of a sample CSFQ that has
been passively prepared in its thermal state. We extract an
excited state probability of Pe = 3.3%, which corresponds to
an effective qubit temperature of Tq = 52.5 mK for a qubit
with transition frequency ωq/2pi = 3.718 GHz.
the first half of a λ/4 CPW resonator onto the bottom of
the interposer (Figure 2e) and pass to the top of the chip
using a new 50 Ω TSV transition, this time optimized to
maintain signal integrity at microwave frequencies (Fig-
ure 2f). The second half of the resonator is patterned on
the top of the interposer, where it capacitively couples to
the CSFQ on the qubit chip. Figure 2g shows single-shot
readout statistics for the CSFQ prepared in its ground
(left) and excited (right) states, using a measurement in-
tegration time of 2.5 µs. These data correspond to a
separation infidelity of S = 2.1 × 10−5 (defined as the
integrated overlap of the Gaussian distributions to which
these data were fit). Thus, we demonstrate that TSV
transitions can support microwave signals sufficient to
perform high-fidelity qubit readout.
Qubit thermalization in multi-chip architectures
Strong thermalization in any multi-tier qubit stack is
critical to ensure that qubits maintain the tens-of-mK
temperatures required to avoid spurious excitations. As
shown schematically in Figure 3a, the qubit chip thermal-
izes through its superconducting (and therefore poorly
thermally conducting) indium bump bonds to the inter-
poser chip. The interposer chip is itself separated from
the copper package—which provides the cold thermal
bath—by a silicon support ring that mimics the SMCM
chip and by superconducting aluminum wirebonds. None
of these are canonically good thermal conduction paths,
so we must verify that qubits are able to sufficiently ther-
malize in the 2- and 3-stack architectures.
The ability to do high-fidelity single-shot readout us-
ing TSV connections enables us to probe qubit thermal-
ization in the 2-stack architecture. This can be tested
with the same device used in Figure 2e-g. In Figure 3b,
we show a histogram of 21,000 single-shot measurements
of a qubit that has been passively prepared in its ther-
mal steady state. We measure an excited state prob-
ability Pe = 3.3%, corresponding to an effective qubit
temperature of TQ = 52.5 mK at the qubit transition
frequency 3.718 GHz. This compares favorably to single-
qubit-chip thermalization temperatures of 35-40 mK [32].
Well-established techniques exist for initializing a pure
quantum state at these temperatures [33–35]; we there-
fore confirm that qubit performance in the 2-stack is on
par with that in single-chip architectures.
Integration of qubits on TSV interposer surfaces
To take full advantage of the additional surface that
the top of the interposer chip provides, the interposer
top should ideally be compatible with active Josephson
junction elements including tunable couplers and qubits.
This is a highly nontrivial engineering challenge: the in-
terposer chip top sees substantial mechanical and chemi-
cal processing far beyond that used for a standard qubit
chip (see Methods). Deposition and patterning processes
all must be optimized for compatibility with these addi-
tional processing steps, imposing significant constraints.
Overcoming these challenges and adding coherent active
elements and qubits on the interposer, however, pays div-
idends in opening up new architectural possibilities for
denser qubit packing and novel qubit coupling schemes
[31].
In Figure 4, we demonstrate the fabrication of coher-
ent CSFQs directly on the surface of the interposer chip.
Figure 4a-c show scanning electron microscope (SEM)
images of the top side of the interposer, including TSVs,
control and readout circuitry, and Josephson junctions.
Despite the process integration challenges required to
create the TSVs, we measure relaxation times (T1) for
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FIG. 4. a-c) SEM images of TSV-integrated qubits. a) A zoom-out showing the qubit, the readout resonator, and the TSV-
integrated flux bias line. b) A zoom-in showing the TSV flux line transition. c) The three Josephson junctions that form the
CSFQ loop. d) Schematic of qubits patterned directly on the qubit-chip-facing surface of the interposer chip. e) A histogram
of qubit relaxation times (T1) measured for four qubits. The mean T1 across all four qubits is 12.5 µs.
qubits fabricated on the interposer surface averaging 12.5
µs across four co-fabricated qubits (Figure 4e). These co-
herence times are consistent with similar annealing qubits
fabricated on silicon surfaces that have not undergone
TSV processing steps [6]. Such qubits are sufficient for
off-chip coupling elements for gate-model quantum com-
puting and are on par with devices being developed for
high-coherence annealing [6, 36]. This validates an im-
portant new capability for the 2-stack and 3-stack archi-
tectures [31, 37].
DISCUSSION
In this work, we have demonstrated the first inte-
gration of superconducting TSVs into superconducting
qubit readout and control circuitry, enabled by the small
footprint and high aspect ratio of our superconducting
TSVs. The TSVs provide densely-packed ground connec-
tions across the interposer and enable active readout and
control modalities to cross through the interposer with-
out degrading signal performance and with the poten-
tial for reduced crosstalk. The TSVs occupy a footprint
that is orders of magnitude smaller than that of current-
generation superconducting qubits, enabling the use of
TSV-integrated control and readout elements without
impacting the effective footprint of each qubit. We have
designed and demonstrated compact, 50 Ω TSV transi-
tions that support both baseband and microwave signals,
showing that we can route high-fidelity control and read-
out signals through the third dimension in a multi-chip
stackup. We show that qubits thermalize effectively in
our multi-chip stackup, despite the additional thermal re-
sistance introduced by the integration of multiple chips.
These capabilities confirm and demonstrate the utility of
our TSV design and fabrication in enabling the readout
and control of 3D integrated qubit arrays.
The utilization of TSV-integrated interposers demon-
strated here advances the state of the art in supercon-
ducting TSVs for quantum computing applications in
several important ways. TSVs with sloped-wall geome-
tries have been previously demonstrated to suppress sub-
strate modes on qubit chips [38]; however, these TSVs are
the same size as typical superconducting qubits (∼ 100-
300 µm per side) and if incorporated into both readout
and control circuitry would significantly increase the per-
qubit footprint. High-aspect ratio TSVs have been used
to connect to large area kilopixel transition-edge sensor
bolometer arrays [39]; however, these TSVs lacked criti-
cal currents sufficient to enable flux control of qubit fre-
quencies, and they required the use of atomic layer de-
position instead of the chemical vapor deposition (CVD)
used here. The TSVs integrated into the interposer chip
in this work combine the aspect ratio and the critical
6current necessary for full qubit readout and control.
Complex quantum system architectures may benefit
from multiple levels of qubits and several routing lay-
ers. Our ability to fabricate coherent CSFQs directly on
the surface of interposer chips supports a variety of 3D-
integrated qubit architectures. One can use the top side
of the interposer chip to introduce a second qubit plane
and increase the qubit density beyond what is achievable
in a single-tier architecture. For applications in which
different Josephson junction critical current densities are
required for different circuit components, those compo-
nents can be fabricated on separate chips thereby min-
imizing additional processing on each chip and increas-
ing design flexibility. Active elements, such as tunable
couplers, can be fabricated on the surface of the inter-
poser chip in order to enable novel schemes with stronger,
more compact coupling [31]. These 2-stack demonstra-
tions passing high-fidelity baseband and microwave sig-
nals through compact TSVs are critical enabling capabil-
ities for connecting superconducting multi-layer routing
to high-coherence qubits. Future work will demonstrate
the full 3-stack integration of qubits, interposer, and mul-
tilayer signal routing.
METHODS
TSV-integrated interposer fabrication
The fabrication of the TSV-integrated interposer fol-
lows a via-first process on an industry-standard 200 mm
wafer fabrication line. The TSVs are etched into 725 µm
thick high resistivity silicon wafers. A Bosch etch process
consisting of rapidly alternating cycles of silicon etching
and sidewall polymerization is used to etch high-aspect-
ratio TSVs with smooth sidewalls (low scalloping). We
etch blind TSVs >200 µm deep with a sidewall slope
> 89◦. A thin film of TiN is deposited using an opti-
mized CVD process to provide superconducting film cov-
erage along the sidewalls of the TSVs and over the wafer
surface; this becomes the bottom of the wafer, as shown
in orange in Figures 1-4. This metal is subtractively pat-
terned using thick resist and plasma etching.
Each interposer wafer is then flipped and bonded to a
temporary carrier wafer using a Brewer wafer bond tem-
porary adhesive. The wafer is thinned by a combination
of grinding and chemical mechanical polishing to reveal
the opposite (top) side of the TSVs shown in blue in Fig-
ures 1-4. TiN is deposited on this newly revealed top
surface using physical vapor deposition. Interconnects,
bias lines, resonators, and qubit capacitors are defined
using subtractive etching. Al/AlOx/Al Josephson junc-
tions for qubits and other active elements are fabricated
using a Dolan bridge defined using electron-beam lithog-
raphy and utilizing a double-angle shadow evaporation
process [40]. Finally, the wafer is diced and released from
the temporary carrier wafer. Additional interposer fab-
rication details are available in Ref. [28].
Qubit chip fabrication
Qubit chip devices are patterned on 50-mm-diameter
high-resistivity (>10,000 Ω-cm) silicon substrates. The
qubit devices consist of silicon hard-stop spacers [13],
base metal, superconducting qubits, underbump metal,
and indium bumps. Base metallization components, in-
cluding capacitive shunts, ground planes, and on-chip
control and readout circuitry, are patterned by sub-
tractive etching into aluminum. The patterned surface
is ion milled in situ to remove native aluminum oxide
prior to definition of qubit loops and Josephson junc-
tions using double-angle shadow evaporation through
Dolan-style bridges [40]. Indium bumps, which are
15 µm in diameter and 5-15 µm tall, are patterned on
the qubit chip on top of an underbump metallization
layer of titanium/platinum/gold which ensures the in-
dium makes good electrical contact with the underlying
aluminum. Additional fabrication details are available in
Refs. [6, 30].
Flip-chip integration
Qubit and interposer chips are bump-bonded using
thermocompression bonding. For the chips used in this
work, indium bumps are used only to connect the ground
planes of the two chips; they do not carry active sig-
nals. Bump bonding is performed at 105◦ C in a com-
mercial thermocompression bonding system with a post-
bond lateral accuracy of < 1 µm. This alignment accu-
racy, which is verified with post-bond infrared imaging of
alignment structures, has a negligible effect on the cou-
pling between the qubits and elements on the interposer
chip. The post-bond vertical spacing between the two
chips is 3 µm.
Measurement
The measurements in Figures 2-4 are taken using stan-
dard dispersive measurement techniques [1]. We couple
a CSFQ biased at its the flux-insensitive point in the 2-
5 GHz range to a CPW λ/4 resonator in the 7-8 GHz
range. The experiments were performed in a commer-
cial BlueFors XLD-1000 dilution refrigerator operating
at a base temperature of 12 mK. The measurement chain
incorporates a high-efficiency travelling-wave parametric
amplifier that enables high-fidelity readout [27]. In Fig-
ure 2a, we measure the transmission of a resonator that
is capacitively coupled to a CSFQ in a 2-stack architec-
ture. We tune the qubit through several avoided cross-
7Qubit Parameters
Qubit Qubit location Qubit Freq. (GHz) Resonator Freq. (GHz) T1 (µs)
a Qubit chip 4.189 7.165 10
b Qubit chip 4.091 7.229 9
c Qubit chip 3.671 7.259 11
d Qubit chip 3.698 7.362 9
e Qubit chip 3.718 5.281 10
f Interposer 3.359 7.324 18
g Interposer 2.483 7.395 13
h Interposer 3.788 7.469 14
i Interposer 2.576 7.658 12
TABLE I. Qubit and resonator frequencies for all devices described in this paper, as well as T1 relaxation times as measured
at the flux-insensitive point.
ings with the resonator and observe the vacuum Rabi
splitting between the qubit and the resonator. The pe-
riodicity of these avoided crossings provides the effec-
tive inductive coupling between the TSV-integrated bias
line and the qubit. In Figure 2b, we measure a sep-
arate 2-stack device that incorporates TSV-integrated
resonators. We record complex-valued single-shot mea-
surements for 21,000 preparations each of the lowest two
energy states |0〉 and |1〉, and fit the distribution of those
measurements to a Gaussian function. The separation
and width of the Gaussian fits allow us to extract the
separation fidelity. The |0〉-prepared single-shot data is
also used in Figure 3b to extract the qubit temperature.
The data in Figure 4e are taken from four qubits fab-
ricated on the top side of an interposer chip after TSV
fabrication. All readout resonators are coupled to a com-
mon feedline. Each qubit was sequentially biased to its
flux-insensitive point, where the T1 relaxation time was
measured 100 times over the course of approximately two
hours and then histogrammed.
Measured qubit parameters, including frequencies and
T1 relaxation times, are recorded in Table I.
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